Zilog Z16C35 Manuale Utente Pagina 9

  • Scaricare
  • Aggiungi ai miei manuali
  • Stampa
  • Pagina
    / 322
  • Indice
  • SEGNALIBRI
  • Valutato. / 5. Basato su recensioni clienti
Vedere la pagina 8
ISCC
User Manual
UM011002-0808
3
Independent DMA Register Set
A Universal Bus Interface Unit Providing Simple Interface to Most CPUs Multiplexed
or Non-Multiplexed Bus; Compatible with 680X0 and 8X86 CPUs
32-Bit Addresses Multiplexed to 16-pin Address/Data Lines
8-Bit Data Supporting High/Low Byte Swapping
10 MHz Timing
12.5 and 16 MHz Timing Planned
68-Pin PLCC
Supports all Zilog CMOS SCC Features:
Two Independent, 0 to 4.0 Mbit/Second, Full-Duplex Channels, Each with a Separate
Crystal Oscillator, Baud Rate Generator, and Digital Phase-Locked Loop Circuit for
Clock Recovery.
Multi-Protocol Operation under Program Control; Programmable for NRZ, NRZI, or
FM Data Encoding.
Asynchronous Mode with Five to Eight Bits and One, One and One-Half, or Two Stop
Bits per Character; Programmable Clock Factor; Break Detection and Generation; Par-
ity, Overrun, and Framing Error Detection.
Synchronous Mode with Internal or External Character Synchronization on One or
Two Synchronous Characters and CRC Generation and Checking with CRC-16 or
CRC-CCITT preset to either 1’s or 0’s.
SDLC/HDLC Mode with Comprehensive Frame-Level Control, Automatic Zero Inser-
tion and Deletion, I-Field Residue Handling, Abort Generation and Detection, CRC
Generation and Ch
ecking, and SDLC Loop Mode Operation.
Local Loopback and Auto Echo modes
Supports T1 Digital Trunk
Enhanced SDLC 10x19 Status FIFO for DMA Support
Full CMOS SCC Register Set
Page 3 of 316
Vedere la pagina 8
1 2 3 4 5 6 7 8 9 10 11 12 13 14 ... 321 322

Commenti su questo manuale

Nessun commento