Zilog Z16F2810 Manuale Utente Pagina 17
- Pagina / 216
- Indice
- SEGNALIBRI
Valutato. / 5. Basato su recensioni clienti
UM018809-0611 Architectural Overview
ZNEO
®
CPU Core
User Manual
1
Architectural Overview
Zilog’s ZNEO CPU meets the continuing demand for faster and more code-efficient
microcontrollers. ZNEO CPU’s architecture greatly improves the execution
efficiency of
code developed using higher-level programming languages like ‘C’ language
.
Features
The key features of ZNEO CPU architecture include:
•
Highly efficient register-based architecture with sixteen 32-bit registers. All register
operations are 32 bits wide
•
Up to 4 GB linear address space (16 MB on current devices) with multiple internal
and external memory and I/O buses
•
Short 16-bit addressing for internal RAM, I/O, and 32K of nonvolatile memory
•
Instructions using memory can operate on 8-bit, 16-bit, or 32-bit values
•
Support for 16-bit memory paths (internal and external)
•
Pipelined instruction fetch, decode, and execution
•
Bus arbiter supports simultaneous instruction and memory access (when possible)
Other features of the ZNEO CPU include:
•
Direct register-to-register architecture allows each 32-bit register to function as an
accumulator. This improves the execution time and decreases the memory required for
programs.
•
Expanded stack support:
– Push/Pop instructions use one 32-bit register as Stack Pointer
– Single-instruction push and pop of multiple registers
– Stack Pointer overflow protection
– Predecrement/postincrement Load instructions simplify the use of multiple stacks
– Link and Unlink operations with enhanced Frame Pointer-based instructions for
efficient access to arguments and local variables in subroutines
•
Program Counter overflow protection
•
User-selectable bus bandwidth control for DMA and CPU sharing
- CPU Core 1
- UM018809-0611 2
- Revision History 3
- Table of Contents 5
- List of Figures 9
- CPU Core 10
- User Manual 10
- List of Tables 11
- Manual Objectives 13
- Manual Conventions 14
- Bit Numbering 15
- Brackets 15
- Safeguards 16
- Architectural Overview 17
- Program Control 18
- Processor Block Diagram 18
- Fetch Unit 19
- Execution Unit 20
- Instruction Cycle Time 21
- Execution Cycles 22
- Control Registers 24
- Stack Pointer Overflow 25
- Flags Register (FLAGS) 25
- Carry Flag 26
- Zero Flag 26
- Sign Flag 26
- Overflow Flag 26
- Blank Flag 27
- User Flag 27
- Master Interrupt Enable Flag 27
- Condition Codes 27
- CPU Control Register (CPUCTL) 29
- Address Space 31
- Memory Map 32
- Internal Nonvolatile Memory 33
- Internal RAM 33
- I/O Memory 34
- External Memory 34
- Endianness 35
- Bus Widths 35
- LOOP: SUB R5, R7 ;Subtract 37
- ZNEO CPU Instruction Classes 38
- Operand Addressing 43
- Immediate Data 44
- Register Addressing 44
- Direct Memory Addressing 45
- Memory Data Size 46
- Resizing Data 47
- LD.UB R10, 4(R12) 48
- LD.UB R10,4(R12) 49
- Using the Stack Pointer (R15) 52
- Bit Manipulation 53
- Setting Bits (Masked OR) 54
- Testing Bits (TM and TCM) 54
- Jump Addressing 55
- 8 –128 to +127 56
- Interrupts 57
- Interrupt Processing 58
- Polled Interrupts 62
- Interrupts UM018809-0611 64
- System Exceptions 65
- Program Counter Overflow 66
- Stack Overflow 66
- Divide-by-Zero 67
- Divide Overflow 67
- Illegal Instruction 68
- Software Traps 69
- Instruction Opcodes 71
- 0000 0000 0010 dddd 73
- Unsigned/Signed extension 73
- 1111 0000 rrrr rrrr 79
- 1111 0001 rrrr rrrr 79
- 1111 0010 0011 0000 79
- Instruction Set Reference 81
- Miscellaneous Abbreviations 82
- Example Description 83
- R3=16H, R11=20H, Flag C=1 86
- R3=16H, R11=20H, Flag C=0 86
- FFFF_B032H=8BF7_47AFH 99
- FFFF_B032H=0000_0000H 99
- R7=FFFF_B023H, FFFF_B023H=FCH 99
- FFFF_B023H=00H 99
- C, Z, V, B=0 101
- R3=16H, R11=16H, Z=1, C=0 107
- Flags Z=1; C, S, V, B=0 107
- R3=16H, R11=16H, C=1 107
- Flags C, S=1; Z, V, B=0 107
- Flags C, S, B=1; Z, V=0 109
- Flags Z, B=1; C, S, V=0 109
- Flags B=1, C, S, Z, V=0 111
- FFFF_B034H=2EH 113
- R11=xxxx_xx86H 120
- R11=xxxx_xx76H 120
- FP=FFFF_B016H 139
- R11=FFFF_B02BH 139
- R4=0000_0086H, R5=8000_0053H 142
- C=1; Z, V, B=0 144
- No Operation 146
- S=1; Z, V, B=0 164
- R3=16H, R11=20H, C=0 167
- R3=16H, R11=20H, C=1 167
- S, V, B=0 181
- 1. The one-word instruction 186
- R4=FFFF_FFE5H, R5=0000_0005H 197
- Unsigned Multiply 200
- Numerics 207
- Index UM018809-0611 208
- UM018809-0611 Index 209
- Customer Support 215
Prodotti e manuali riguardandi Sensori Zilog Z16F2810
Sensori Zilog ZUSBOPTS Manuale Utente
(41 pagine)
(41 pagine)
Sensori Zilog ZUSBOPTS Manuale Utente
(38 pagine)
(38 pagine)
Sensori Zilog ZUSBOPTS Manuale Utente
(59 pagine)
(59 pagine)
Sensori Zilog Z8F0130 Manuale Utente
(13 pagine)
(13 pagine)
Sensori Zilog Z8F043A Manuale Utente
(14 pagine)
(14 pagine)
Sensori Zilog Z8F0113 Manuale Utente
(17 pagine)
(17 pagine)
Sensori Zilog Z8F0130 Manuale Utente
(314 pagine)
(314 pagine)
Sensori Zilog Z8F0113 Manuale Utente
(18 pagine)
(18 pagine)
Sensori Zilog Z8F011A Manuale Utente
(15 pagine)
(15 pagine)
Sensori Zilog Z8F0411 Manuale Utente
(17 pagine)
(17 pagine)
Sensori Zilog Z8F0880 Manuale Utente
(19 pagine)
(19 pagine)
Sensori Zilog Z8F0411 Manuale Utente
(83 pagine)
(83 pagine)
Sensori Zilog Z8F0880 Manuale Utente
(18 pagine)
(18 pagine)
Sensori Zilog Z8F1621 Manuale Utente
(18 pagine)
(18 pagine)
Sensori Zilog Z8F1621 Manuale Utente
(27 pagine)
(27 pagine)
Sensori Zilog ZUSBOPTS Manuale Utente
(520 pagine)
(520 pagine)
Sensori Zilog Z8F1681 Manuale Utente
(50 pagine)
(50 pagine)
Sensori Zilog EZ80F916 Manuale Utente
(41 pagine)
(41 pagine)
Sensori Zilog EZ80F91AZA Manuale Utente
(40 pagine)
(40 pagine)
Sensori Zilog EZ80F91AZA Manuale Utente
(26 pagine)
(26 pagine)
© 2020, manymanuals.it. Tutti i diritti riservati | 0.042 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commenti su questo manuale