Zilog Z80230 Manuale Utente Pagina 98
- Pagina / 394
- Indice
- SEGNALIBRI
Valutato. / 5. Basato su recensioni clienti
SCC/ESCC
User Manual
UM010903-0515 Data Communication Modes
91
character programmed in WR7 and the character assembled in the Receive Sync register to estab-
lish synchronization.
Synchronization is achieved differently in the Bisync mode. Incoming data is shifted to the
Receive Shift register while the next eight bits of the message are assembled in the Receive Sync
register. If these two characters match the programmed characters in WR6 and WR7, synchroniza-
tion is established. Incoming data can then bypass the Receive Sync register and enter the 3-bit
delay directly.
The SDLC mode of operation uses the Receive Sync register to monitor the receive data stream
and to perform zero deletion when necessary; i.e., when five continuous 1s are received, the sixth
bit is inspected and deleted from the data stream if it is 0. The seventh bit is inspected only if the
sixth bit equals one. If the seventh bit is 0, a flag sequence has been received and the receiver is
synchronized to that flag. If the seventh bit is a 1, an abort or an EOP (End Of Poll) is recognized,
depending upon the selection of either the normal SDLC mode or SDLC Loop mode.
The insertion and deletion of the zero in the SDLC data stream is transparent to the user, as
it is done after the data is written to the Transmit FIFO and before data is read from the
Receive FIFO. This feature of the SDLC/HDLC protocol is to prevent the inadvertent send-
ing of an ABORT sequence as part of the data stream. It is also valuable to applications
using encoded data to insure a sufficient number of edges on the line to keep a DPLL syn-
chronized on a receive data stream.
The same path is taken by incoming data for both SDLC and SDLC Loop modes. The reformatted
data enters the 3-bit delay and is transferred to the Receive Shift register. The SDLC receive oper-
ation begins in the hunt phase by attempting to match the assembled character in the Receive Shift
Register with the flag pattern in WR7. When the flag character is recognized, subsequent data is
routed through the same path, regardless of character length.
Either the CRC-16 or CRC-SDLC (cyclic redundancy check or CRC) polynomial can be used for
both Monosync and Bisync modes, but only the CRC-SDLC polynomial is used for SDLC opera-
tion. The data path taken for each mode is also different. Bisync protocol is a byte-oriented opera-
tion that requires the CPU to decide whether or not a data character is to be included in CRC
calculation. An 8bit delay in all Synchronous modes except SDLC is allowed for this process. In
SDLC mode, all bytes are included in the CRC calculation.
Note:
- SCC/ESCC 1
- UM010903-0515 2
- Revision History 3
- Table of Contents 4
- SCC’s Capabilities 9
- User Manual 13
- SCC Block Diagram 13
- Pin Descriptions 14
- Z85X30 DIP Pin Assignments 17
- Z85X30 PLCC Pin Assignments 18
- Z80X30 DIP Pin Assignments 19
- Interfacing the SCC/ESCC 24
- Z80X30 Write Cycle Timing 25
- Z80X30 Register Access 28
- Z80C30 Register Enhancement 31
- Z80230 Register Enhancements 32
- Z80X30 Reset 33
- Z85X30 Interface Timing 34
- Z85X30 Read Cycle Timing 35
- Z85X30 Write Cycle Timing 35
- D7-D0 Vector 36
- Z85X30 Register Access 37
- Z85C30 Register Enhancement 39
- Z85X30 Reset 41
- Interface Programming 42
- I/O Programming Introduction 43
- Interrupts 43
- External/Status Channel A 44
- Receive Channel B 44
- Transmit Channel B 44
- * Always 0 In B Channel 47
- Daisy-Chain Resolution 48
- Interrupt Acknowledge 51
- The Receiver Interrupt 52
- Receive Interrupts Disabled 53
- Conditio 56
- External/Status Interrupts 63
- Break/Abort 65
- Transmit Underrun/EOM 65
- CTS/DCD 66
- Zero Count 66
- Sync/Hunt 66
- Block/DMA Transfer 67
- SYNC Modes 68
- ASYNC Modes 68
- Wait On Receive 69
- DMA Requests 70
- DMA Request On Receive 74
- AD7-AD0 Receive DataWR8 75
- Test Functions 76
- Introduction 78
- Baud Rate Generator 78
- Data Encoding/Decoding 81
- Clock Selection 90
- Clock Multiplexer 92
- BRG Clock Source = /RTXC 93
- Crystal Oscillator 94
- Data Communication Modes 95
- Transmit Data Path 96
- Asynchronous Mode 99
- Asynchronous Transmit 100
- Asynchronous Receive 103
- Asynchronous Initialization 105
- Reg Bit No Description 107
- WR4 3 (=0) select sync mode 107
- State Changes in One 113
- /RTxC Clock Cycle 113
- SDLC Transmit 121
- SDLC Receive 127
- SDLC Frame Status FIFO 133
- Frame Status FIFO Circuitr 135
- Interface 135
- SDLC Loop Mode 137
- SDLC Loop Mode Receive 140
- SDLC Loop Mode Transmit 140
- Register Descriptions 143
- Write Registers 145
- Definition) 149
- Z85X30 Register Map 151
- Time Constant 175
- Clock Frequency 175
- Read Registers 181
- Read Register 1 185
- Read Register 2 187
- Read Register 3 188
- Read Register 8 191
- Read Register 10 192
- Read Register 12 193
- Read Register 13 194
- Read Register 15 194
- Application Notes 195
- Abstract 217
- Features 217
- Discussion 217
- Interfaces 218
- Z180 to Memory Interface 218
- EPROM Interface 220
- SRAM Interface 222
- SRAM Read Cycle 222
- SRAM Write Cycle 223
- Memory Interface Logic 223
- Physical Memory Address Map 225
- Z180 to I/O Interface 226
- Z180 I/O Write Cycle Timing 227
- Z180 to SCC Interface 230
- CPU Hardware Interfacing 230
- Data Bus Signals 230
- System Control Signals 230
- Interrupt Control 231
- SCC I/O Operation 231
- Read Cycle Timing 231
- Write Cycle Timing 232
- SCC Interrupt Operation 232
- Input/Output Cycles 234
- Z180 MPU to SCC Interface 234
- SCC I/O Read/Write Cycle 235
- I/O Read Cycle 235
- I/O Write Cycle 235
- Using EPLD 242
- System Checkout 243
- Software Considerations 244
- SCC Read Cycle Proof 244
- SCC Write Cycle Proof 244
- Interrupt Acknowledge Cycle 244
- (Continued) 246
- Summary 256
- General Description 257
- Processor 258
- Address Map 260
- (PBA)+511 269
- Serial Interfacing 270
- DMA channel 272
- Jumper Summary 276
- Control EPLD for 186 Board 278
- SCC EPLD for 186 Board 279
- DMA EPLD for 186 Board 280
- NMI Field for 186 Board 281
- Operation 295
- ESCC Controller 318
- Questions and Answers 382
- Customer Support 394
Prodotti e manuali riguardandi Sensori Zilog Z80230
Sensori Zilog ZAURCT Manuale Utente
(59 pagine)
(59 pagine)
Whirlpool ESIFF 6640 NE podręczniki
Instrukcje obsługi i podręczniki użytkownika dla Akcesoria do parzenia kawy Whirlpool ESIFF 6640 NE.
Dostarczamy 1 pdf podręczników Whirlpool ESIFF 6640 NE do pobrania za darmo według typów dokumentów: Instrukcja Obsługi
Commenti su questo manuale